


Patent Abstracts of Japan

PUBLICATION NUMBER : 58009354  
PUBLICATION DATE : 19-01-83  
  
APPLICATION DATE : 08-07-81  
APPLICATION NUMBER : 56106514  
  
APPLICANT : TOSHIBA CORP;  
  
INVENTOR : IWASAKI HIROSHI;  
  
INT.CL. : H01L 27/08 H01L 21/76 H01L 29/72  
  
TITLE : SEMICONDUCTOR DEVICE



ABSTRACT : PURPOSE: To make high-dielectric strength elements and high-speed elements to coexist, by a method wherein p epitaxial and n epitaxial layers are overlaid on a p<sup>+</sup> type Si substrate, two layers are buried around the interfaces between the substrate and p epitaxial layer, and between both epitaxial layers, and p<sup>+</sup> layers are formed extending from the p epitaxial layer to the substrate as a part of detached layer of the n epitaxial layer.

CONSTITUTION: N<sup>+</sup> layers 106 are buried around the interfaces between a P-Si substrate 101 and a p<sup>+</sup> epitaxial layer 105. P ions and B ions are implanted in the layer 106<sub>1</sub>, and between layers, respectively, and they are converted by SiO<sub>2</sub> 111. windows 112 are selectively opened for thermal diffusing As so as to form n<sup>+</sup> layers 113, n<sup>-</sup> layers 114 in layers 110, and p<sup>+</sup> layers 115 extending from layers 110' to the substrate. Thin films 111 and 107 are, then, removed, and an n<sup>-</sup> epitaxial layer 116 is overlaid thereonto so that n<sup>+</sup> layers 117 and 118 are generated by the self-doping. After this, p<sup>+</sup> layers 119 are provided for coupling with layers 115. High dielectric strength and high speed I<sup>2</sup>L devices are, then, formed in the regions 116<sub>1</sub> to 116<sub>3</sub> by a conventional method. In this structure, a highly integrated device in which high performance, high dielectric strength and high speed elements are coexistent can be provided.

COPYRIGHT: (C)1983,JPO&Japio